

IN THE UNITED STATES PATENT AND TRADE MARK OFFICE

VERIFICATION OF TRANSLATION

I, Michael Wallace Richard Turner, Bachelor of Arts, Chartered Patent Attorney, European Patent Attorney, of 1 Horsefair Mews, Romsey, Hampshire SO51 8JG, England, do hereby declare that I am conversant with the English and German languages and that I am a competent translator thereof;

I verify that the attached English translation is a true and correct translation made by me of the attached specification in the German language of International Application PCT/EP03/07179;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Date: January 27, 2005

M W R Turner

M W R Turner

Semiconductor capacitor and an MOSFET constructed therewith

The invention concerns a semiconductor capacitor comprising a capacitor dielectric which is arranged between a first capacitor electrode and a second capacitor electrode and which includes praseodymium oxide, 5 as well as an MOSFET constructed with a such a semiconductor capacitor. The invention further concerns a process for the production of a praseodymium silicide layer on a praseodymium oxide layer.

It is no longer possible to imagine modern semiconductor technology without semiconductor capacitors. Important examples of use 10 of semiconductor capacitors are dynamic random access memories (DRAM) in which the semiconductor capacitors are used as memory cells and metal oxide semiconductor field effect transistors (MOSFETs) in which the substrate, the gate electrode and the gate oxide between the substrate and the gate electrode form a semiconductor capacitor.

15 Like all capacitors, it holds good for a semiconductor capacitor that the capacitance of the capacitor is proportional to the dielectric constant of the dielectric between the capacitor electrodes and the area of the capacitor electrodes as well as to the reciprocal value of the spacing between the capacitor electrodes, that is to say the thickness of the 20 dielectric. Silicon oxide (SiO_2) is frequently used as the dielectric in the semiconductor art.

With the increasing reduction in component size in the semiconductor art, the dimensions of the capacitor plates of 25 semiconductor capacitors, for example the gate electrodes of MOSFETs, are also progressively decreasing. This means however that the capacitance of the semiconductor capacitor is also reduced unless measures are taken to counteract that.

There are two possible ways of compensating for the reduction in the dimensions of the capacitor electrodes. The first option involves 30 reducing the thickness of the dielectric. For example in MOSFETs in which silicon oxide is typically used as the dielectric, that gives rise to problems,

with gate lengths of less than 0.1 μm . The silicon oxide for components with such short gate lengths would then have to be thinner than 1.5 nm. Such a thin silicon oxide however results in an increase in the leakage current of the MOSFET. The leakage current occurs by virtue of electrons 5 which tunnel through the thin gate oxide between the substrate and the gate electrode. The number of tunneling electrodes and thus the strength of the leakage current increases exponentially with a progressively decreasing thickness of the silicon oxide layer. It is however desirable to minimize the leakage current of an MOSFET as the aim is to consume as 10 little electrical power as possible for controlling the current between the drain electrode and the source electrode.

A further possible way of compensating for the reduction in dimensions of the capacitor electrodes involves altering the dielectric constant of the dielectric. If praseodymium oxide (Pr_2O_3) is used as the 15 dielectric instead of silicon oxide, the capacitance of the capacitor can be markedly increased, with the parameters involved being otherwise the same, by virtue of the praseodymium oxide having a higher dielectric constant than silicon oxide. Silicon oxide has a dielectric constant of 3.9 whereas praseodymium oxide has a dielectric constant of 30. This means 20 that, with praseodymium oxide as the dielectric, the gate oxide can be thicker than a dielectric of silicon oxide by the factor of 30 divided by 3.9. Therefore, with praseodymium oxide as the gate dielectric, the leakage current can be drastically reduced in comparison with silicon oxide as the dielectric.

25 The capacitor dielectric including praseodymium oxide is adjoined by a capacitor electrode which usually includes silicon. That in turn is electrically contacted by way of a metal silicide layer. In addition, also disposed between the capacitor dielectric and the capacitor electrode is an intermediate layer for suppressing chemical reactions between the 30 material of the capacitor dielectric and that of the capacitor electrode.

The object of the invention is to provide a semiconductor capacitor with praseodymium oxide as the capacitor dielectric as well as an MOSFET

constructed with such a semiconductor capacitor, which is of a simpler structure in comparison with the state of the art.

That object is attained by a semiconductor capacitor as set forth in claim 1, an MOSFET as set forth in claim 7 and a process for the 5 production of a praseodymium silicide layer on a praseodymium oxide layer as set forth in claim 8. The appendant claims recite further advantageous configurations of the semiconductor capacitor.

In accordance with the invention the semiconductor capacitor includes a first capacitor electrode, a second capacitor electrode and a 10 capacitor dielectric which is arranged between the two capacitor electrodes and which includes praseodymium oxide. It is distinguished in that the second capacitor electrode includes praseodymium silicide.

In accordance with the invention the second capacitor electrode includes praseodymium silicide at least in the boundary region with 15 respect to the capacitor dielectric. The advantage of that solution is that both the material of the capacitor dielectric and also the material of the second capacitor electrode contain praseodymium, therefore there is a certain chemical relationship between the two materials. That relationship means that the intermediate layer between the capacitor dielectric and 20 the capacitor electrode is superfluous.

In a further configuration the whole of the second capacitor electrode of the semiconductor capacitor according to the invention completely consists of praseodymium silicide. That configuration does not require any additional contact silicide layer as the praseodymium silicide 25 itself functions as a contact silicide. That configuration therefore permits the semiconductor capacitor to be of a particularly simple structure.

In an embodiment of the semiconductor capacitor which in particular permits use thereof in MOSFETs, the first capacitor electrode includes silicon. In that case the semiconductor substrate of an MOSFET 30 can be used as the first capacitor electrode. The first capacitor electrode may also include a silicon-germanium alloy in order to permit the

semiconductor capacitor to be used in MOSFETs with a substrate which includes silicon-germanium.

In accordance with a second aspect of the invention there is provided an MOSFET which includes a semiconductor substrate, a gate dielectric, a gate electrode and a semiconductor capacitor according to the invention. In that case the first capacitor electrode is formed by the semiconductor substrate, the second capacitor electrode by the gate electrode and the capacitor dielectric by the gate dielectric.

10 In accordance with a third aspect of the invention there is provided a process for the production of a semiconductor capacitor which has a praseodymium oxide-bearing dielectric. The process according to the invention has a step of producing a praseodymium silicide layer on the praseodymium oxide-bearing layer.

15 In a first embodiment of the process the praseodymium silicide layer is deposited out of the gaseous phase.

20 In a further embodiment of the invention the praseodymium silicide layer is produced by means of local energy input into regions near the surface of the praseodymium oxide-bearing layer by thermal conversion of praseodymium oxide. In that case local energy input is preferably effected by means of a laser.

25 In accordance with a further aspect of the invention there is provided a process for the production of a praseodymium silicide layer on a praseodymium oxide-bearing layer. According to the invention the praseodymium silicide layer is formed by means of local energy input into regions near the surface of the praseodymium oxide-bearing layer by thermal conversion of praseodymium oxide. Preferably the praseodymium oxide-bearing layer is of praseodymium oxide, at least in its regions which are near the surface. The process has the advantage that a specific deposition step for the production of the praseodymium silicide layer is 30 eliminated. The process is preferably used in conjunction with the production of a semiconductor capacitor as set forth in claim 1 or an MOSFET as set forth in claim 7.

The local energy input can be effected for example by means of a laser. The laser radiation used for the conversion procedure can be so adjusted in respect of wavelength and intensity, if necessary also by means of an additional focusing device, that specific targeted conversion 5 only of regions of the praseodymium oxide layer, which are near the surface, into a praseodymium silicide layer, occurs.

Further advantageous features and properties of the semiconductor capacitor according to the invention and the MOSFET according to the invention and the process according to the invention are described 10 hereinafter by means of embodiments by way of example with reference to the accompanying drawings in which:

Figure 1 shows a portion of a first embodiment of the semiconductor capacitor according to the invention, and

Figure 2 diagrammatically shows an MOSFET according to the 15 invention.

Figure 1 shows a portion of the layer sequence of a semiconductor capacitor according to the invention. The semiconductor capacitor includes a first capacitor electrode which in the present case is in the form of a semiconductor region 1 in a silicon substrate, and a praseodymium 20 silicide layer 3 as the second capacitor electrode. Disposed between the first and second capacitor electrodes is a layer 5 of praseodymium oxide (Pr₂O₃) as the capacitor dielectric. A semiconductor capacitor of that kind can serve for example as a memory capacitor of a dynamic random access 25 memory (DRAM) or as a gate capacitor in an MOSFET.

The praseodymium silicide layer 3 can be produced in the procedure for the production of the semiconductor capacitor for example by layer deposition out of the gaseous phase (CVD, chemical vapor deposition) onto the praseodymium oxide 5 of the capacitor dielectric. Depending on the deposition conditions when producing the praseodymium silicide layer 30 3 there are no or only slight reactions between the praseodymium oxide and the praseodymium silicide so that the result is no or only a very thin interface layer. An intermediate layer between the capacitor dielectric and

the capacitor electrode for suppressing chemical reactions is therefore redundant.

The praseodymium silicide layer 3 on the praseodymium oxide layer 5 can alternatively be produced by a procedure whereby the praseodymium oxide is thermally converted by local energy input (for example by means of irradiation with laser light) into the region, near the surface, of the side remote from the substrate.

If the semiconductor region 1 comprises silicon (Si), a mixed oxide layer 7 of the form $(\text{PrO}_2)_x(\text{SiO}_2)_{1-x}$, which originates from the production process, can be present at the boundary surface of the gate dielectric 5, which is towards the first semiconductor region 1, in which case x can assume values in the range of greater than zero and less than one. Therefore, it is possible to provide between the mixed oxide 7 and the semiconductor region 1 a thin oxynitride layer 9 which serves as a diffusion barrier for oxygen and which prevents oxygen from reaching the silicon surface of the semiconductor region 1 through the praseodymium oxide 5 during heat treatment steps which follow deposition of the praseodymium oxide layer 5 on the semiconductor region 1, and oxidizing the silicon surface of the semiconductor region 1. The oxynitride layer 9 is produced in the production process prior to the step of depositing the praseodymium oxide layer 5, the presence thereof is not necessary for the present invention but it is advantageous.

An embodiment of the MOSFET according to the invention is shown in Figure 2. It includes an n-doped silicon substrate 10 in which the channel region 11 of the MOSFET is formed and which represents the first capacitor electrode. In addition, present in the semiconductor substrate are a p-doped source region 12 and a p-doped drain region 14. Disposed over the channel region 11 of the MOSFET is a gate electrode 30 which represents the second capacitor electrode and which is separated from the substrate 10 by a praseodymium oxide-bearing gate dielectric 50 representing the capacitor dielectric. The gate electrode 30 consists entirely of praseodymium silicide.

Instead of a silicon substrate, the MOSFET can also have a semiconductor substrate which includes a silicon-germanium alloy. Alternatively however the semiconductor substrate can also consist completely of the silicon-germanium alloy.

- 5 Admittedly in the present embodiment the semiconductor substrate 10 is n-doped and the drain region 14 as well as the source region 12 are each p-doped, but the dopings can also be reversed. In that case the semiconductor substrate 10 is then p-doped and the drain region 14 and the source region 12 are each n-doped.

10